Figure 16.1.1
(a) For the CMOS inverter in Fig. 16.1.1, $Q_{N}$ and $Q_{P}$ have $\left|V_{t}\right|=0.5 \mathrm{~V}$ and $k_{n}=k_{p}=1 \mathrm{~mA} / \mathrm{V}^{2}$. Sketch and clearly label the VTC $v_{O}$ versus $v_{I}$ and give values for the noise margins $N M_{L}$ and $N M_{H}$. What is the output resistance when $v_{O}=0 \mathrm{~V}$ ?
(b) Provide the CMOS realization of the logic function.
$$Y=\overline{A(B+C)+D}$$

Question

Quizplus · Accepted Answer

The Answer of

Figure 16.1.1
(a) For the CMOS inverter in Fig. 16.1.1, $Q_{N}$ and $Q_{P}$ have $\left|V_{t}\right|=0.5 \mathrm{~V}$ and $k_{n}=k_{p}=1 \mathrm{~mA} / \mathrm{V}^{2}$. Sketch and clearly label the VTC $v_{O}$ versus $v_{I}$ and give values for the noise margins $N M_{L}$ and $N M_{H}$. What is the output resistance when $v_{O}=0 \mathrm{~V}$ ?
(b) Provide the CMOS realization of the logic function.
$$Y=\overline{A(B+C)+D}$$

Figure 161 QNQ_{N}QN​ And QPQ_{P}QP​ Have ∣Vt∣=0.5 V\left|V_{t}\right|=0.5 \mathrm{~V}∣Vt​∣=0.5 V And kn=kp=1 mA/V2k_{n}=k_{p}=1 \mathrm{~mA} / \mathrm{V}^{2}kn​=kp​=1 mA/V2 Sketch and Clearly Label the VTC

Figure 161 $Q_{N}$ And $Q_{P}$ Have $\left|V_{t}\right|=0.5 \mathrm{~V}$ And $k_{n}=k_{p}=1 \mathrm{~mA} / \mathrm{V}^{2}$ Sketch and Clearly Label the VTC