Which of the following is a disadvantage of a totem- pole output?
A) When switching from HIGH to LOW, Q4 is changing from saturation to cutoff. This transition takes longer than Q3's transition so for a short period a surge of current is drawn from Vcc.
B) When switching LOW to HIGH, Q3 is changing from saturation to cutoff. This transition takes longer than Q4's transition so for a short period a surge current is drawn from Vcc.
C) When switching from LOW to HIGH, Q4 is changing from saturation to cutoff. This transition takes longer than Q3's transition so for a short period a surge of current is drawn from Vcc.
D) Both A and C
Correct Answer:
Verified
Q1: The DC high- state noise margin is
Q2: Suppose the data sheet for a standard
Q4: For conduction, a P- channel MOSFET switch
Q5: When CMOS logic circuits are driving TTL
Q6: Any input voltage _is invalid for a
Q7: A TTL data sheet lists the following
Q8: The term "wired AND" refers to:
A) wiring
Q9: A bipolar TTL logic family that was
Q10: The MOS logic circuit fan- out is
Q11: The TTL IC chip parameter that defines
Unlock this Answer For Free Now!
View this answer and more for free by performing one of the following actions
Scan the QR code to install the App and get 2 free unlocks
Unlock quizzes for free by uploading documents