Calculate the performance of a processor taking into account stalls due to data cache and instruction cache misses. The data cache (for loads and stores) is the same as described in Part B and 30% of instructions are loads and stores. The instruction cache has a hit rate of 90% with a miss penalty of 50 cycles. Assume the base CPI using a perfect memory system is 1.0. Calculate the CPI of the pipeline, assuming everything else is working perfectly. Assume the load never stalls a dependent instruction and assume the processor must wait for stores to finish when they miss the cache. Finally, assume that instruction cache misses and data cache misses never occur at the same time. Show your work.
· Calculate the additional CPI due to the icache stalls.
· Calculate the additional CPI due to the dcache stalls.
· Calculate the overall CPI for the machine.
Correct Answer:
Verified
View Answer
Unlock this answer now
Get Access to more Verified Answers free of charge
Q11: A write-through cache typically requires less bus
Q12: The Average Memory Access Time equation
Q13: a. What are the two characteristics of
Q14: In what pipeline stage is the branch
Q15: Cache performance is of less importance in
Q17: Write the formula for the average memory
Q18: High associativity in a cache reduces compulsory
Unlock this Answer For Free Now!
View this answer and more for free by performing one of the following actions
Scan the QR code to install the App and get 2 free unlocks
Unlock quizzes for free by uploading documents