Which of the following is not a write policy to avoid Cache Coherence?
A) write through
B) write within
C) write back
D) buffered write
Correct Answer:
Verified
Q9: What is the high speed memory between
Q10: Cache Memory is implemented using the DRAM
Q11: Whenever the data is found in the
Q12: LRU stands for_
A)low rate usage
B)least rate usage
C)least
Q13: When the data at a location in
Q15: Which of the following is an efficient
Q16: In_mapping, the data can be mapped anywhere
Q17: The number of sign bits in a
Q18: The transfer between CPU and Cache is
A)block
Q19: Computer has a built-in system clock that
Unlock this Answer For Free Now!
View this answer and more for free by performing one of the following actions
Scan the QR code to install the App and get 2 free unlocks
Unlock quizzes for free by uploading documents